Recomp / RE tooling / RISC-V

rv8

RISC-V simulation suite with an x86-64 binary translator, user-mode and full-system emulators and an ELF disassembler.

Tool Human-led stalled

Source code Website

Stars727

Commits, 30 days0

Latest release—

Last pushFeb 5, 2022

GitHub figures as of 2026-10-14, refreshed daily.

Facts

Original: RISC-V binaries
Platform: RISC-V
Method: Tool
Provenance: Human-led · Repo created 2016, predates AI coding tools (GitHub) what this means
Status: stalled
Licence: MIT
Team: larkmjc
Started: 2016-01
Runs on: Linux, macOS
Needs the original: No

How to get it legally

Download it from the official repository or website. No original files are needed.

This project was rebuilt by larkmjc. Facts last checked 2026-10-14.

Sources

https://github.com/larkmjc/rv8

Something wrong or out of date? Send a correction.

All re tooling →

Multi · ★ 4.0k

Miasm

Native binaries (x86, ARM, MIPS and more)

Python reverse-engineering framework with assemblers, disassemblers, an intermediate representation, emulation and symbolic execution.

Tool Human-led

Multi · ★ 88

retools

ARMv7 and Mach-O binaries

Reverse-engineering toolkit with a disassembler, emulator and binary parser whose instruction semantics are derived from specification PDFs. Dormant since 2017.

Tool Human-led

MS-DOS · ★ 661